Moduleadd_sub_bit(a，b，ci，con，s，co);Input[]a，b;Inputci，con;Output[]s;Outputco;Reg[]s;Regco;Always@(__)beginIf(con){co，s}=a–b–ci;else{co，s}=a+b+ci;endmodule